


Arithmetic Logic Unit

Part 7

1




Adding Binary Integers

$1 + 1 = 10$

2

Adding Binary Integers

- Computer's add binary numbers the same way that we do with decimal
- Columns are aligned, added, and "1's" are carried to the next column
- In computer processors, this component is called an *adder*



3

Adding Base 10 Numbers


| | | | | |
|--------|---|---|---|--|
| | 1 | 1 | | |
| 2 | 7 | 8 | 1 | |
| 3 | 7 | 2 | 1 | |
| +----- | | | | |
| 6 | 5 | 0 | 2 | |

4

Adding Binary Example

| | | | | | | | | | | | | |
|--------|---|---|---|---|---|---|---|---|---|---|---|---|
| 118 | + | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 51 | | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| +----- | | | | | | | | | | | | |
| 169 | | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |

5




Negative Binary Integers

Have a positive attitude about negatives

6

Negative Binary Numbers

- When we write a negative number, we generally use a "-" as a prefix character
- However, binary numbers can only store ones and zeros



Spring 2024


Seckman@Stanford - CS&E - CS103

7

7

Negative Binary Numbers

- So, how we store a negative a number?
- When a number can represent both positive and negative numbers, it is called a *signed integer*
- Otherwise, it is *unsigned*



Spring 2024

Seckman@Stanford - CS&E - CS103

8

8

Signed Magnitude

- One approach is to use the most significant bit (msb) to represent the negative sign
- If positive, this bit will be a zero
- If negative, this bit will be a 1
- This gives a byte a range of -127 to 127 rather than 0 to 255


Spring 2024

Seckman@Stanford - CS&E - CS103

9

9

Signed Magnitude




Spring 2024

Seckman@Stanford - CS&E - CS103

10

10

Signed Magnitude: 13 and -13



Spring 2024

Seckman@Stanford - CS&E - CS103

11

11

Signed Magnitude Drawback #1

- When two numbers are added, the system needs to check and sign bits and act accordingly
- For example:
 - if both numbers are positive, add values
 - if one is negative subtract it from the other
 - etc...
- There are also rules for subtracting

Spring 2024

Seckman@Stanford - CS&E - CS103

12

12

Signed Magnitude Drawback #2

- Also, signed magnitude also can store a positive and negative version of zero
- Yes, there are two zeroes!
- Imagine having to write Java code like...

```
if (x == +0 || x == -0)
```


Spring 2024

Seckman, Stein - C&A - CSU 25

13

13

Oh noes! Two zeros?



Spring 2024

Seckman, Stein - C&A - CSU 25

14

14

1's Complement

- Rather than use a sign bit, the value can be made negative by *inverting* each bit
 - each 1 becomes a 0
 - each 0 becomes a 1
- Result is a "complement" of the original
- This is logically the same as subtracting the number from 0

Spring 2024

Seckman, Stein - C&A - CSU 25

15

15

Advantages / Disadvantages

- Advantages over signed magnitude
 - very simple rules for adding/subtracting
 - numbers are simply added:
5 - 3 is the same as 5 + -3
- Disadvantages
 - positive and negative zeros still exist
 - so, it's not a perfect solution


Spring 2024

Seckman, Stein - C&A - CSU 25

16

16

1's Complement: 13 and -13




Spring 2024

Seckman, Stein - C&A - CSU 25

17

17

1's Complement Has Two Zeros



Spring 2024


Seckman, Stein - C&A - CSU 25

18

18

2's Complement

- Practically all computers use *2's Complement*
- Similar to 1's complement, but after the number is inverted, 1 is added to the result
- Logically the same as:
 - subtracting the number from 2^n
 - where n is the total number of bits in the integer



Spring 2024 Backwards Book - Ch4 - CS50.2E 19

19

2's Complement Advantages

- Since negatives are subtracted from 2^n
 - they can simply be added
 - the extra carry 1 (if it exists) is discarded
 - this simplifies the hardware considerably since the processor only has to add
- The +1 for negative numbers...
 - makes it so there is only one zero
 - values range from -128 to 127

Spring 2024 Backwards Book - Ch4 - CS50.2E 20


20

2's Complement: 13 and -13

Positive: 0 0 0 0 1 1 0 1

Negative: 1 1 1 1 0 0 1 1

Add 1




Spring 2024 Backwards Book - Ch4 - CS50.2E 21

21

Just One Zero!

0: 0 0 0 0 0 0 0 0

-1: 1 1 1 1 1 1 1 1



Spring 2024 Backwards Book - Ch4 - CS50.2E 22


22

Adding 2's Complement

91: 0 1 0 1 1 0 1 1

+ -13: 1 1 1 1 0 0 1 1

78: 0 1 0 0 1 1 1 0



Spring 2024 Backwards Book - Ch4 - CS50.2E 23

23

Unsigned or Signed?

- In reality, processors don't know (*or care*) if a number is unsigned or signed
- The hardware works the same either way
- It's your responsibility to keep track if it's signed/unsigned



Spring 2024 Backwards Book - Ch4 - CS50.2E 24

24

It's Your Responsibility


- In many cases, you must use the correct instruction - based on whether *you* are treating the data as signed or unsigned
- *With great programming power comes great responsibility*



Spring 2024 Srinivasan, Shen - C&C - CSU 25

25

Relative Addressing




Spring 2024 Srinivasan, Shen - C&C - CSU 26

26

Relative Addressing

- In *relative addressing*, a value is added to a instruction pointer (e.g. program counter)
- This allows access a fixed number of bytes *up or down* from the instruction pointer



Spring 2024 Srinivasan, Shen - C&C - CSU 27

27

Relative Addressing

- Often used in conditional jump statements
 - jumps are often short – not a large number of instructions
 - so, the instruction only stores the value to add to the program counter
 - practically all processors use this approach
- Also used to access local data – load/store

Spring 2024 Srinivasan, Shen - C&C - CSU 28

28

Relative Addressing Advantages


- The instruction can just store the *difference* (in bytes) from the current instruction address
- It takes less storage than a full 64-bit address
- It also allows a program to be stored anywhere in memory – *and it will still work!*

Spring 2024 Srinivasan, Shen - C&C - CSU 29

29

Herky Compare Register, Register

CMP r4, r5



C 2

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
|---|---|---|---|---|---|---|---|

CMP reg, reg

0 0

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|---|---|---|---|---|---|---|---|

4 5

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|

r4 r5

Spring 2024 Srinivasan, Shen - C&C - CSU 30

30

Herky Compare Register, Immediate

`CMP r4, 47`

Spring 2024 Backwards Step - Cisk - CSU 35 31

31

Herky Call Unconditional Jump

Address of this instruction: `0A00` `JMP 0AC4` Target Address: C4 difference

Spring 2024 Backwards Step - Cisk - CSU 35 32

32

Herky Call Conditional Jump

Address of this instruction: `1C00` `JLE 1C4B` Target Address: 4B difference

Spring 2024 Backwards Step - Cisk - CSU 35 33

33

Multiplying Binary Numbers

$11 \times 11 = 1001$

34

Multiplying Binary Numbers

- Many processors today provide complex mathematical instructions
- However, the processor only needs to know how to add
- Historically, multiplication was performed with successive additions

Spring 2024 Backwards Step - Cisk - CSU 35 35

35

Multiplying Scenario

- Let's say we have two variables: **A** and **B**
- Both contain integers that we need to multiply
- Our processor can only add (and subtract using 2's complement)
- How do we multiply the values?

Spring 2024 Backwards Step - Cisk - CSU 35 36

36

Multiplying: The Bad Way



- One way of multiplying the values is to create a For Loop using one of the variables – **A** or **B**
- Then, inside the loop, continuously add the other variable to a running total

37

Multiplying: The Bad Way

```
total = 0;
for (i = 0; i < A; i++)
{
    total += B;
}
```

38

Multiplying: The Bad Way

- If **A** or **B** is large, then it could take a long time
- This is **incredibly** inefficient
- Also, given that **A** and **B** could contain drastically different values – the number of iterations would vary
- Required time is **not** constant



39

Multiplying: The Best Way



- Computers can multiply by using long multiplication – *just like you do*
- Number of additions is fixed to 8, 16, 32, 64 depending on the size of the integer
- The following example multiplies 2 **unsigned** 4-bit numbers

40

Unsigned Integer: 13×10

$$\begin{array}{r} 1101 \\ \times 1010 \\ \hline 0000 \end{array}$$

+ _____

41

Unsigned Integer: 13×10

$$\begin{array}{r} 1101 \\ \times 1010 \\ \hline 0000 \\ 1101 \end{array}$$

+ _____

42

Unsigned Integer: 13×10

Spring 2024 Sacramento State - CS&E - CSU 35 43

43

Unsigned Integer: 13×10

Spring 2024 Sacramento State - CS&E - CSU 35 44

44

Unsigned Integer: 13×10

Spring 2024 Sacramento State - CS&E - CSU 35 45

45

Multiplication Doubles the Bit-Count

- When two numbers are multiplied, the product will have **twice** the number of digits
- Examples:
 - 8-bit \times 8-bit \rightarrow 16-bit
 - 16-bit \times 16-bit \rightarrow 32-bit
 - 32-bit \times 32-bit \rightarrow 64-bit
 - 64-bit \times 64-bit \rightarrow 128-bit

Spring 2024 Sacramento State - CS&E - CSU 35 46

46

Multiplication Doubles the Bit-Count

- So, how do we store the result?
- It is often too large to fit into any single existing register
- Processors can...
 - fit the result in the original bit-size *(and raise an overflow if it does not fit)*
 - ...or store the new double-sized number

Spring 2024 Sacramento State - CS&E - CSU 35 47

47


x86 Mathematics

Complex Math is Complex

48

Add & Subtract

- The Add and Subtract instructions take two operands and store the result in the first operand
- This is the same as the += and -= operators used in Visual Basic .NET, C, C++, Java, etc...



Spring 2024 Sacramento State - CSIS - CSIS 35 49

49


Addition



Spring 2024 Sacramento State - CSIS - CSIS 35 50

50


Subtraction



Spring 2024 Sacramento State - CSIS - CSIS 35 51

51

Negate (2's complement)




Spring 2024 Sacramento State - CSIS - CSIS 35 52

52


Example: Simple Add

```
MOV rax, 17
ADD rax, 2
```



Spring 2024 Sacramento State - CSIS - CSIS 35 53

53




x86 Multiplication

Complex Math is Complex

54

Multiplication & Division

- The x86 treats multiplication quite differently than add/subtract
- Why? Intel was designed as a business processor and high-precision math is paramount




Spring 2024 Backwards Book - C&C - CSU 35 55

55

Multiplication Review

- Remember: when two n bit numbers are multiplied, result will be $2n$ bits
- So...
 - two 8-bit numbers \rightarrow 16-bit
 - two 16-bit numbers \rightarrow 32-bit
 - two 32-bit numbers \rightarrow 64-bit
 - two 64-bit numbers \rightarrow 128-bit



Spring 2024 Backwards Book - C&C - CSU 35 56

56


Multiplication on the x86

- Intel stores the product into two registers
 - RAX will contain the lower 8 bytes
 - RDX will contain the upper 8 bytes
- This maintains the high-precision result
- Instruction inputs are strange
 - first operand is must be stored in RAX
 - second operand must be a register or memory

Spring 2024 Backwards Book - C&C - CSU 35 57

57


x86 Multiplication



Spring 2024 Backwards Book - C&C - CSU 35 58

58


Multiply - Signed



Spring 2024 Backwards Book - C&C - CSU 35 59

59

Multiply - Unsigned



Spring 2024 Backwards Book - C&C - CSU 35 60

60

Signed Multiply: 1846 by 42

```
MOV rax, 1846 #First operand
MOV rbx, 42   #Need register for MUL
IMUL rbx     #RAX gets low 8 bytes
             #RDX gets high 8 bytes
```

61

Multiplication Tips

- Even though you are just using RAX as input, both RAX and RDX will change
- Be aware that you might lose important data, and backup to memory if needed



62

Additional x86 Multiply Instructions

- Over time, designers requested a low-precision version of multiplication
- Intel added "short" IMUL instructions that store into a single register
- Please Note: these do not exist for MUL



63

IMUL (few more combos)

IMUL *target, value*

Immediate, Register, Memory

Register


64

Signed Multiply: 1846 by 42

```
MOV rax, 1846
IMUL rax, 42
```

This works, but could cause an overflow

65




Extending Byte Size

Converting from 8-bit to 16-bit and more

66

Extending Unsigned Integers

- Often in programs, data needs to be moved to an integer with a larger number of bits
- For example, an 8-bit number is moved to a 16-bit representation




Spring 2024
Seacrest, Stein, Cook, CSU 20
67

67

Extending Unsigned Integers

- For unsigned numbers it is fairly easy – just add zeros to the left of the number
- This, naturally, is how our number system works anyway: $456 = 000456$



Spring 2024
Seacrest, Stein, Cook, CSU 20
68

68

Unsigned 13 Extended

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|

| | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

Spring 2024
Seacrest, Stein, Cook, CSU 20
69

69

Extending Signed Integers

- When the data is stored in a signed integer, the conversion is a little more complex
- Simply adding zeroes to the left, will *convert a negative value to a positive one*
- Each type of signed representation has its own set of rules

Spring 2024
Seacrest, Stein, Cook, CSU 20
70

70

2's Complement Incorrectly Done

-13

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
|---|---|---|---|---|---|---|---|

243

| | | | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

Spring 2024
Seacrest, Stein, Cook, CSU 20
71

71

Sign Magnitude Extension

- In signed magnitude, the most-significant bit (msb) stores the negative sign
- The new sign-bit needs to have this value
- Rules:
 - copy the old sign-bit to the new sign-bit
 - fill in the rest of the new bits with zeroes – *including the old sign bit*

Spring 2024
Seacrest, Stein, Cook, CSU 20
72

72

Sign Magnitude Extended: +77

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|

Spring 2024Sacramento State - CS&E - CSJ 3573

73

Sign Magnitude Extended: +77

| | | | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

Spring 2024Sacramento State - CS&E - CSJ 3574

74

Sign Magnitude Extended: -77

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|

Spring 2024Sacramento State - CS&E - CSJ 3575

75

Sign Magnitude Extended: -77


| | | | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

Spring 2024Sacramento State - CS&E - CSJ 3576

76

2's Complement Extension

- 2's Complement is very simple to convert to a larger representation
- Remember that we inverted the bits and added 1 to get a negative value
- Rule: copy the old most-significant bit to all the new bits



Spring 2024Sacramento State - CS&E - CSJ 3577

77

2's Complement Extended: +77

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|

Spring 2024Sacramento State - CS&E - CSJ 3578

78

2's Complement Extended: +77

0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 1

Spring 2024 Sacramento State - CS&E - CSU 35 79

79

2's Complement Extended: -77

1 0 1 1 0 0 1 1

Spring 2024 Sacramento State - CS&E - CSU 35 80


80

2's Complement Extended: -77

1 1 1 1 1 1 1 1 1 0 1 1 0 0 1 1

Spring 2024 Sacramento State - CS&E - CSU 35 81

81




x86 Division

Complex Math is Complex

82

Division on the x86

- Division on the x86 is very interesting
- Since multiplication stores into to two registers, divide uses these as the numerator
- Numerator is fixed as:
 - RAX contains the lower 8 bytes
 - RDY contains the upper 8 bytes




Spring 2024 Sacramento State - CS&E - CSU 35 83

83


Division on the x86

- These two registers are also used for the result
- The output contains:
 - RAX will contain the quotient (the whole number)
 - RDY will contain the remainder




Spring 2024 Sacramento State - CS&E - CSU 35 84


84



85



86




87

- ### Dividing Rules
- The numerator **must** be expanded to the destination size (twice the original)
 - Why? Multiplication doubles the number of digits; division does the opposite
 - This must be done **before** the division - otherwise the result will be incorrect


88

- ### On the Intel...
- You **must** setup RDX **before** you divide
 - For unsigned: store 0 into it
 - For signed-division:
 - RAX needs must be *sign-extended* into RDX
 - there are special instructions
-


89




90




91




92




93



94



95



96

Divide 64-bit: -1846 by 42

```
MOV rax, -1846    #RAX is the dividend
MOV rbx, 42      #Divisor
CQO              #Sign extend to RDX
IDIV rbx         #RAX gets quotient
                 #RDX gets remainder
```

Spring 2024

Backend: Stan - C&A - CS:51

97

97



How Compare Works

It's all math

98

Behind the scenes...



- The second argument is **subtracted** from the first
- The result of this computation is used to determine how the operands compare
- This subtraction result is discarded

Spring 2024

Backend: Stan - C&A - CS:51

99

99

But... why subtract?

- Why subtract the operands?
- The result can tell you which is larger
- For example: **A** and **B** are both positive...
 - $A - B \rightarrow$ positive number \rightarrow **A** was larger
 - $A - B \rightarrow$ negative number \rightarrow **B** was larger
 - $A - B \rightarrow$ zero \rightarrow both numbers are equal

Spring 2024

Backend: Stan - C&A - CS:51

100

100

Instruction: Compare

```
CMP arg1 , arg2
```

Register, Memory

Immediate, Register, Memory

Spring 2024


Backend: Stan - C&A - CS:51

101

101

Flags

- A *flag* is a Boolean value that indicates the result of an action
- These are set by various actions such as calculations, comparisons, etc...



Spring 2024


Backend: Stan - C&A - CS:51

102

102

Flags

- Flags are typically stored as individual bits in the *Status Register*
- You can't change the register directly, but numerous instructions use it for control and logic




Spring 2024 Sacramento State - CSIS - CSU 35 103

103

Zero Flag (ZF)

- True if the last computation resulted in zero (all bits are 0)
- For compare, the zero flag indicates the two operands are equal
- Used by quite a few conditional jump statements




Spring 2024 Sacramento State - CSIS - CSU 35 104

104

Sign Flag (SF)

- True if the *most significant bit* of the result is 1
- This would indicate a negative 2's complement number
- Meaningless if the operands are interpreted as unsigned




Spring 2024 Sacramento State - CSIS - CSU 35 105

105

Carry Flag (CF)

- True if a 1 is "borrowed" when subtraction is performed
- ...or a 1 is "carried" from addition
- For unsigned numbers, it indicates:
 - exceeded the size of the register on addition
 - or an underflow (too small value) on subtraction



Spring 2024 Sacramento State - CSIS - CSU 35 106

106

Overflow Flag (OF)

- Also known as "signed carry flag"
- True if the sign bit changed *when it shouldn't have*
- For example:
 - (negative - positive) should be negative
 - a positive result will set the flag
- For signed numbers, it indicates:
 - exceeded the register size
 - i.e. the value was too big/small



Spring 2024 Sacramento State - CSIS - CSU 35 107


107

x86 Flags Used by Compare

| Name | Description | When True |
|------|---------------|---|
| CF | Carry Flag | If a bit was "carried" or "borrowed" during math. |
| ZF | Zero Flag | All the bits in the result are zero. |
| SF | Sign Flag | If the most significant bit is 1. |
| OF | Overflow Flag | If the sign-bit changed when it shouldn't have. |

Spring 2024 Sacramento State - CSIS - CSU 35 108

108



109

Jump on Equality

| Jump | Description | When True |
|------|-------------|-----------|
| JE | Equal | ZF = 1 |
| JNE | Not equal | ZF = 0 |

Spring 2024 Sacramento State - CS&A - CSJ 35 110

110

Signed Jump Instructions

| Jump | Description | When True |
|------|----------------------------|-----------------|
| JG | Jump Greater than | SF = OF, ZF = 0 |
| JGE | Jump Greater than or Equal | SF = OF |
| JL | Jump Less than | SF ≠ OF, ZF = 0 |
| JLE | Jump Less than or Equal | SF ≠ OF |

Spring 2024 Sacramento State - CS&A - CSJ 35 111

111

Unsigned Jumps

| Jump | Description | When True |
|------|---------------------|----------------|
| JA | Jump Above | CF = 0, ZF = 0 |
| JAE | Jump Above or Equal | CF = 0 |
| JB | Jump Below | CF = 1, ZF = 0 |
| JBE | Jump Below or Equal | CF = 1 |

Spring 2024 Sacramento State - CS&A - CSJ 35 112

112

Unsigned Conditional Jump Example

```

_start:
  mov rax, 42
  cmp rax, 13
  jae Bigger
  ...
Bigger:
  add rax, 5
  
```

rax >= 13?

Spring 2024 Sacramento State - CS&A - CSJ 35 113

113